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SOLID STATE VOLTAGE CONTROLLED OSCILLATOR (VCO)
 
ABSTRACT
 
A voltage-controlled oscillator has been developed by
 
the Electronic Components Division of United Aircrafr Corp.
 
utilizing two silicon monolithic integrated circuit chips and
 
a TaN thin film resistor chip. The oscillator has a typical
 
fixed frequency stability of 0.0002% per degree centigrade. 
A 1% modulation linearity was obtained over a + 15% frequency 
bandwidth. The basic oscillator operated successfully from 
400 Hz to 8 MHz, with integrated components. The oscillator 
has two outputs (complimentary) that are compatible with TTL 
circuits. The complete oscillator is packaged in a 3/8 by 3/8
 
inch flat package. The oscillator consumes approximately
 
250 mw from a 14 volt supply, or 150 mw from an 11 volt supply.
 
The oscillator program was concerned with significantly
 
advancing the state-of-the-art in voltage-controlled oscil­
lators. A system design that was compatible with molecular
 
technology was chosen as a basis for the oscillator circuit
 
configuration.
 
The primary design goals for the oscillator were:
 
1. 	19.2 Khz with provisions for obt-a-ining
 
higher frequencies by connecting external
 
resistors or shorting pins together at the
 
package interface.
 
2. 	frequency stability of 10 ppm over a
 
temperature range from -250 C to +110°C.
 
3. 	package the complete oscillator in a 3/8 by
 
3/8 inch flat package.
 
The details of the oscillator design, the device design
 
and fabrication, and the assembly and test of the final oscil­
lator are'thoroughly discussed. The information obtained in
 
this program forms a sound basis for future development that
 
will provide for a higher performance, lower potential cost
 
and reduced size voltage-controlled oscillator.
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SOLID STATE VOLTAgE CONTROLLED OSCILLATOR (VCO) 
1.0 INTRODUCTION AND SUMARY
 
The overall ob3ective of the silicon monolithic oscillator
 
program was to design, develop and fabricate one prototype unit
 
and 10 final configuration units. The goals of the applied
 
research and development program were to achieve a smaller, more
 
stable and more reliable oscillator with the application of
 
silicon semiconductor monolithic techniques.
 
The Electronic Components Division of United Aircraft has
 
demonstrated its capabilities in the fabrication of stable,
 
reliable and microminiature VCO oscillators utilizing the hybrid
 
circuit approach. Although the basic circuit configuration used
 
in the hybrid oscillator was proposed, with some process refine­
ments to fabricate the silicon monolithic oscillator, subsequent
 
test and analytical investigations indicated that the originally
 
proposed circuit would not give the desired results. The
 
stability of the selected oscillator could be improved by approxi­
mately 50% by using a controlled heating element to reduce the
 
temperature range experienced by critica-l components in the
 
oscillator. In the section that follow, the details of a unique
 
oscillator design, the device design and fabrication, and the
 
assembly and test of the oscillator are presented. Technical
 
problems encountered and their solutions are discussed.
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2.0 DESIGN CONCEPTS
 
In order to facilitate the oscillator design, the
 
essential oscillator functions are itemized as follows:
 
a. frequency determining elements;
 
b. oscillator stability elements;
 
c. variable frequency control components;
 
d. oscillator output characteristics.
 
The requirements imposed upon the individual and
 
collective oscillator functions will determine the oscil­
lator design technique that offers the best possibility for
 
success. In particular, it is desirable that any oscillator
 
function be generated or controlled separately without adversely
 
affecting the remaining oscillator functions. The need for
 
individually controlled functions is a necessary requirement
 
because of parasitics and coupling effects associated with the
 
monolithic integrated fabrication. Contrary to conventional
 
circuit design using discrete components, circuits can best
 
be optimized by using relatively large numbers of transistors
 
and diodes at the expense of resistors and capacitors in the
 
monolithic design approach.
 
2.1 	 Oscillator Circuit Approaches Considered
 
The oscillator circuit techniques considered were limited
 
to those having to some degree separate and realizable oscil­
lator function discussed in paragraph 2.0 and compatible with
 
the silicon monolithic approach. The oscillators considered
 
can be classified as follows:
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a. 	Wien bridge (resistor-capacitor controlled)
 
b. 	Phase Shift (resistor-capacitor controlled)
 
c. 	Multivibrator (resistor-capacitor controlled)
 
d. 	Multivibrator (current-voltage-capacitor
 
controlled)
 
2.1.1 	 The Wien bridge type oscillator has four (4) first order
 
components weighted by a square root function in its frequency
 
defining function as shown below:
 
f 	 A ) 
fR R C,C1212 
The Wien type oscillator does not have direct provisions for
 
frequency control or frequency stability. The physical size
 
of the timing capacitor would present a problem for mounting
 
the complete oscillator in a 3/8 by 3/8 inch flat package.
 
Thin film resistors are required to obtain frequency stability.
 
2.1.2 	 The phase shift oscillator has all the problems associated
 
with the Wien type oscillator in addition to inherent sus­
ceptibility of parasitic capacitance and the larger size timing
 
capacitors required.
 
2.1.3 	 The resistor-capacitor controlled multivibrator operates
 
in the voltage-charge-time domain and can be analyzed by the
 
three primary operating modes: (1) steady-state, (2) storage,
 
and (3) transient. The oscillator frequency defining function
 
has four first order voltages weighted by a logarithmic
 
function and two first order components (RC) as shown as follows:
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1 
f=
 
-RC L {(vccrvc Vbesat) - (Vbesat - Vcesat)] (2) 
Vcc - Vbesat 
or f 1 (3)
 
RC LLVxj
 
The resistor and capacitor can be temperature compensated
 
because they are 
linearly related. However, referring to
 
1
 
equation 2, the supply voltage Vcc, Vc , Vbesat and Vcesat
 
have different temperature coefficients. They are related
 
logarithmically to the timing capacitor and resistor. 
The
 
steady-state condition provides suitable provisions for
 
frequency control. The fast switching mode assures well
 
defined output characteristics. However, the size of the
 
timing capacitor for 19 KHz and the thin film resistors
 
required for frequency stability would necessitate special
 
packaging provision to assemble the complete oscillator in a
 
3/8 by 	3/8 inch flat package.
 
2.1.4 	Selected Oscillator Design - Current-Voltage-Capacitor-

Controlled Multivibrator
 
The oscillator frequency defining function is dEtermined
 
from the principle that a linear voltage versus in time is
 
developed across a capacitor when the charging current ampli­
tude is constant. Mathematically, the charge-time relationship
 
can be defined by the following integral:
 
tt t
 
2 1 2 	 2Ik) 	 (4) 
dv = c Ikdt = c dt 
l_ 
f tt 
S T t2 - tl) (5) 
V (t) 	 = c T 
4­
If a mechanism can be found, such that, the capacitor
 
is allowed to charge from times tj to t2 and be discharged
 
at t2, a linear sawtooth voltage V(t) will be developed
 
across the capacitor cT . The technique used includes the
 
comparator, flip-flop and a ground switch as shown in
 
Figure 1. By using two integrating functions, two sawLooth
 
voltages are generated. The dual channel comparator with a
 
single output, flip-flop and ground switches forms an exclusive
 
ORING function. Therefore, only One capacitor is allowed to
 
charge at any one time. The sequential charging of alternate
 
capacitors develops a continuous sawtooth voltage at the
 
comparator's output. The comparator develops a continuous
 
clock pulse that toggles the flip-flop at rate which is
 
governed by the current supply Ik/2, capacitor cT and the
 
comparator reference voltage. The oscillator frequency
 
defining function can thus be expressed as:
 
f = Ik Khz 	 (6) 
o 	 2C V
 
tt
 
where k is determined by the propagation delays through the
 
comparator, the flip-flop and the ground switch. It is,
 
theref6re, necessary that the k be held constant in order
 
not to become a frequency determining parameter. It can be
 
observed that parameters within the oscillator frequency
 
formula are linearly related and thus can be implemented with
 
linear circuits. It is necessary to implement the constant k
 
parameter with digital circuits for the reasons stated.
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2-1.5 Circuit Analvsxs 
The effective amplitude of the sawtooth voltage V(t) 
is related to the constant current Ik, transistor leakage 
current, Ico, the comparator reference voltage Vr, and the 
ground switch offset voltage Vces. The oscillator's general­
ized frequency formulae becomes: 
f=-Ik + Ico K 
2CT (t) + Vces +Vbe(7 
Hz (7) 
In the actual circuit, the leakage current from the 
NPN transistors used in the comparator supplies the leakage 
current for the PNP transistors used in the integrators. 
Thus, the net transistor leakage current available to charge 
capacitor CT is the difference in leakage currents between 
the NPN and PNP transistors. The voltages Vces and Vbe have 
opposing temperature coefficients; therefore, the net 
comparator comparison voltage is the difference between the 
temperature coefficient of Vces and Vbe. The temperature 
dependence of the oscillator frequency stability can be 
expressed as follows: 
F (1k, Vt, Ct) = Ik 
2 CtVt 
Hz (8) 
0 T (2C V ( 
(d(Ik) 
d T 
- Ik 
(2CTvt 2 ) 
(dV)-
(dT) 
Ik 
(2CT2vt) 
(dct) 
(dt) (9) 
Fr=( 1 
(2C VT tt 
) dlk) - (2CTV t 2) d~~v t 1k2 CT 2 Vt NVtdc t (10) 
A FF 2CV 1k [_ _k i,cTVVV) 1k 
LAh 
-' cTVT 
cA-
CT 
(11) 
The frequency dependency of individual parameters can be
 
written as:
 
f = f (Ik) (8a) 
"f 2 = f ( ) x (6 ) (9a)(V
 
f3 = f (Ac) x (Ac ) (10a) 
(c
 
Then AF= fl- f2 + f3 Hz (l)
F
 
The frequency stability in parts per million can be
 
written as:
 
lo 6ppm If1 (f2 + f 3 (12 
It can be seen from the oscillator stability derivations
 
presented that the linear relationship for the frequency
 
determining parameters holds for all conditions.
 
2.2 Selection of Oscillator Technique
 
Table I summarizes the significant features of the oscil­
lator approaches discussed. This table shows the practical
 
limitations of several oscillators that were considered and
 
related values of components versus frequency. Thus, the
 
approach taken, although selected as the most suitable-from
 
the standpoint of completely integrated circuits, is ideally
 
suited for the hybrid operation since critical elements are
 
independently related to the total oscillator requirements.
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OSCILLATOR TYPE FREQUENCY VS. COMPONENTS 
FREQUENCY 
RANGE 
COMPONENT 
RANGE 
OUTPUT 
WAVEFORM 
OPERATING 
POWER 
WLen-Type 
Fo = A 
(R­ 2 ) (cl 2 ) 1 Kbz to 1 Mhz 
100 pf to 10000 pf 
10 K' to 100 K 
Snrtewave 
50 mw to 100 mvw 
Astable 
Multavibrator 
Fo = R 1 IR IRI [ Ln ; yV- ­
2 Kbz to 2 MHz 100 pf to 10000 pf Squarewave 75 mw to 125 mvw 
0) 
Astable 
CIV Type 
Multivibrator 
SFo = ITT 
2CTVT 
KVT 
500 Hz to 8 Mhz Ik = 
C = 
T 
= 
20 a to 1.0 ma 
00 pf to i0000 pf 
1.5V to 3.OV 
Squarewave 200 mw to 300 mw 
TABLE 1.
 
OSCILLATOR YPE COMPARISON
 
Although all components used in the selected oscilator adhere
 
to the monolithic integrated circuit approach, various functions
 
were partitioned to minimize processing constraints and maximize
 
performance. It was felt that the partitioning approach takan
 
would be of considerably greater value than simply demonstrating
 
an all integrated approach that would not advance the present
 
state-of-the-art in performance, size and reliability.
 
2.2.1 Functional Circuits
 
The operation of the selected oscillator can best be
 
explained by referring to Figure 1. The functional oscillator
 
schematic consists of the following four circuit elements:
 
a. clocked flip-flop
 
b. dual input comparator
 
c. dual channel integrator
 
d. constant current supply
 
Assuming the flip-flop is in a stable state, then the ground
 
switch controlled by the logic TRUE side of the flip-flop
 
will allow the associated timing capacitor C(t) to charge.
 
The capacitor will charge until the voltage across the
 
capacitorexceeds the comparator's reference voltage; the
 
comparator generates a clock pulse that resets the flip-flop.
 
The second ground switch, enables the second capacitor to
 
charge and the first ground switch completely discharges the
 
initially charged capacitor. The coincidence of the charging
 
voltage across the second capacitor and the availability of a
 
comparator reference voltage causes the flip-flop to reset
 
and thus, oscillation is sustained.
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2.2.2 Flip-flop
 
The flip-flop is required to change state on the negative
 
transition of the pulse from the comparator. The flip-flop
 
is constructed using TTL circuit technique, which provides
 
for a low output impedance, approximately 20ns rise and fall
 
times and 20ns transition delays. These fast switching times
 
will minimize oscillator frequency deviations for changes in
 
supply voltage, output loading and temperature changes.
 
2.2.3 Comparator
 
The comparator provides the necessary interface between
 
the linear and digital operation of the oscillator. The
 
comparator should provide a full output transition for a 1.0 my
 
differential at its input.
 
2.2.4 	Inteqrators
 
The integrators convert the constant current K) to a
 
linear sawtooth voltage. The voltage amplitude and time interval
 
of the sawtooth waveform constitutes the "heart" of the oscil­
lator frequency range, output pulse symmetry and stability.
 
The ground switches assure that the capacitor is completely
 
discharged to a constant voltage.
 
2.2.5 Constant Current Supply
 
As shown in the oscillator frequency defining function,
 
as shown in equation 5, the current supply has the greatest
 
influence on total oscillator performance. The current supply
 
can compensate for changes in the remaining frequency determining
 
parameters, including temperature coefficient, oscillator fre­
quency, range and stability.
 
- l1­
To illustrate the versatility of the constant current
 
supply, the following analysis is pertinent. Assume that
 
a 20/fA current is required to obtain a given oscillator
 
frequency. The 20 .yAcan be obtained readily with the
 
current source and sink combination as follows:
 
define Ik = /Isource - Isink/ 
thus Ik = /200 - 180//A = 204(A 
The current source (Iso) and sink (Isk) circuits are shown
 
in Figure 2. Since the current source and sink are identical
 
except for transistor types, only the current source need be
 
analyzed. Refer to Appendix I for details.
 
2.3 	 Oscillator Breadboard Performance
 
After extensive circuit design, the various oscillator
 
functional breadboard circuits using discrete devices were
 
combined to form the integrated oscillator. The initial
 
oscillator configuration used only the current source for the
 
constant current supply. Test results of the four circuit
 
modules when combined are shown in Figure 3. The results of
 
the various circuit modules that make up the oscillator are
 
described in the following paragraphs.
 
2.3.1 Flip-Flop
 
The flip-flop module gave excellent performance over the 
135 0C temperature range. Changes in rise and fall times and 
transition delays were less than 5ns. The flip-flop clock 
pulse had a 4 + 1 volt amplitude range. The clock pulse fall 
time could vary by ± 20ns. 
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2.3.2 Comparator
 
The comparator's input current loading and off-set input
 
currents required high current gain transistors (hF'-300)
 
to minimize output drift and to provide sufficient voltage
 
gain for'a 1.0 mV differential input voltage and a 40ns rise
 
time. A Darlington input configuration was used to minimize
 
the high current gain (hFE-300) for the integrated circuit
 
version of the comparator. As the comparator's output vs.
 
temperature curve indicates in Figure 4, a non-linear input
 
off-set and output voltage is obtained from the Darlington
 
connection. However, the current source and sink working
 
together is capable of minimizing this non-linearity as shown
 
in Figure 5.
 
2.3.3 Intecrrators
 
The integrators gave excellent performance over the 135 0 C
 
specified temperature range. However, the performance obtained
 
with discrete PNP transistors will be reduced due to the reduc­
tion in the integrated lateral PNP transistor parameters,
 
(a, hFE, Ico). The integrated PNP transistor will have the
 
advantage of better parameter matching and temperature tracking.
 
2.3.4 Current Source
 
The current source had a very nearly zero temperature
 
coefficient (0.00067%°C) over the 135°C temperature range.
 
The current source had a "near-linear" positive or negative
 
coefficient from -20 0C to +800 C. At the extreme ends of the
o
0 

required temperature range (-25 C and +110°C) transistor para­
meters (Vbe, hFE, Ico) became the predominating factors on
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the circuxt output current. At least one of the temperature
 
extremities could be eliminated by selectively heating
 
critical components.
 
2.4 Integrated Component Oscillator Performance
 
Successful oscillator operation was obtained from 400 Hz
 
to 5MH by selecting the required current, timing capacitors,
 
and the comparator reference voltage. Oscillator frequency
 
stability vs. temperature for various current controls are
 
shown in Figure 6.
 
Due to the large amount of feedback incorporated in the
 
oscillator, external starting provisions are required. The
 
oscillator will not start if the supply voltage is increased
 
at a slower rate than the lowest frequency the oscillator is
 
capable of operating. This resrriction is due to the avail­
able gain in the comparator. An automatic starting circuit
 
was designed and tested, but it was not included as a part
 
of the final oscillator circuits in order to keep the size of the
 
linear chip as small as possible and to obtain optimum device
 
yields.
 
Presently, the oscillator can be started by momentarily
 
shorting the current source to ground. When the "short" is
 
removed the oscillator will start to oscillate. Essentially,
 
the timing capacitors are discharged when the short is made.
 
Removal of iThe short permits both capacitors to recharge until
 
the comparator generates the required trigger pulse for the
 
flip-flop, then oscillation is sustained.
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The oscillator breadboard performance established basic
 
guidelines for component values, tolerance, matching and
 
tracking requirements. From the integrated circuit view­
point, some of the parameters could be improved, while others
 
could not be obtained. it was decided that compatible inte­
grated components and thin film resistors should be incorporated
 
in the breadboard phase before committing the various func­
tional modules for monolithic integrated circuit fabrication.
 
A master die multi-bloc that contained representative linear
 
transistors 	(PNP-NPN), diodes and diffused resistor was
 
developed. 	Compatible high frequency gold diffused transistors
 
and diodes were obtained from the Electronic Component Division's
 
circuit product line. A circuit schematic of the Multi-bloc
 
for achieving linear components is shown in Figure 7.
 
2.4.1 	 Integrated Circuit Design
 
The design of the monolithic NPN transistor structures
 
presented no technical problems except for the high current
 
gain (hFE>00)requirement. Transistors that required close
 
tracking and matched parameters were placed close together
 
and on the same topological plane. Zener diode structures
 
were laid out for the N+, P+ "stopper" diode to ensure sharp
 
breakdown characteristics and a low internal resistance. The
 
lateral PNP transistor structure was selected to minimize
 
processing constraints that are associated with the vertical
 
PNP transistor. A compromise design was made between the
 
relative high cormon emitter (hFE) and constant common base
 
current gains of the lateral PNP transistor structure. The PNP
 
- 20 -. 
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FIGURE 7 MULTI BLOCK SCHEMATIC 
- 21 ­
transistor structure and processing was set for a minimum
 
hFE of 10 and a of 0.80 at 20 to 200 microamps of collector
 
current.
 
2.4.2 TaN Thin Film Resistor Design
 
A standard line width for resistors was used to maintain
 
good resistor ratio tracking over the 1350C temperature range.
 
The 	ratio of the largest to the smallest resistor values
 
Caspect ratio) was set at 20 to 1. A TaN sheet resistance of
 
100 ohms per square was selected for the desired resistor
 
stability of -100 ppm/°c.
 
2.5 Processing Difficulties
 
Several process runs were made before acceptable devices
 
could be obtained from the Multi-bloc. Some of the causes
 
for not meeting specifications were:
 
(a) 	NPN Transistors
 
Faulty Epitaxy: High dislocation counts
 
in the epitaxial N-layer resulted in low
 
NPN current gains and high leakage currents.
 
This problem was corrected by careful wafer
 
preparation and a more extensive eva-uatton
 
of the silicon epitaxial layer.
 
(b) 	PNP Transistors
 
N+ Sub-Diffusion: The N+ sub-diffusion
 
minimizes the conduction of the vertical
 
parasitic PNP transistor associated with
 
the lateral PNP transistor. The omission
 
of the N+ sub-diffusion resulted in the
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lateral PNP-having an hFE=l. This problem
 
was corrected by adding the N+ sub-diffusion
 
in the Multi-bloc mask set.
 
2.6 Integrated Components and Multi-block Evaluation
 
Vari6 us Multi-block interconnecting patterns were used
 
to combine the desired electrical functions on a common chip.
 
The selected components were mounted in TO-5 packages. In
 
addition, gold diffused switching transistors and thin film
 
resistors were also mounted in TO-5 packages and electrically
 
evaluated.
 
The oscillator was assembled with components from the
 
Multi-bloc, thin film resistors and integrated gold diffused
 
switching transistors. Oscillator performance obtained with
 
the 	integrated components was very similar to the results
 
obtained with discrete components.
 
3.0 	 Integrated Circuit Development
 
Guidelines for the integrated circuit design of the
 
complete oscillator was established after extensive testing
 
of the oscillator assembled with integrated components. The
 
guidelines that were estabolished are summarized as the following:
 
3.1 Component Partitioning
 
a. 	Digital: Any part of the oscillator circuit
 
that contains saturating circuits or where
 
fast rise and fall times are required was
 
considered "digital". Gold diffusion will
 
be used on all fast switching diodes and
 
transistors. All resistors and capacitors
 
used in the digital section will be planar
 
diffused structures.
 
b. 	Linear: Any part or section of the oscillator
 
that requires high current gain transistors
 
or close matching of active parameters was
 
considered "linear". Resistors that are not
 
critical (±5%), and are associated with linear
 
active devices were assigned in the linear
 
section.
 
An MOS type capacitor was selected for the
 
timing capacitor and it was assigned to the
 
linear section.
 
c. 	TaN Thin Film Resistors: All resistors used
 
in the constant current supply and the oscil­
lator frequency control will be TaN thin film
 
type resistors that are applied to oxidized
 
silicon substrates.
 
3.2 Circuit Partitioning
 
a. 	Digital: All components in the flip flop
 
ground switches, and part of the comparator
 
forms the digital section. The oscillator
 
digital section is shown schematically in
 
Figure 8.
 
b. 	Linear: All linear transistors, diodes and
 
diffused resistor make up the linear section.
 
The linear section of the oscillator is shown
 
on Figure 9.
 
C. 	Thin Film Resistors: The resistor section
 
consists of all resistors used in the current
 
source, sink and the oscillator frequency control.
 
The resistor section is shown in Figure 10.
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3.3 Integrated Circuit Chip Development
 
The following guidelines for the digital chip components
 
were derived from the test results of the oscillator assembled
 
with integrated components and prover performance of integrated,
 
gold diffused, digital circuits.
 
a. Transistor Structures: The following three
 
device structures were used for all diodes
 
and transistor used on the digital chip:
 
(1) single base-emitter collector, double­
emitter and double collector. Double collector
 
transistors were used for output transistors
 
to provide low off-set voltages for different
 
currents levels. Double emitter transistors were
 
used where high current gain is required at
 
higher currents.
 
b. 	Transistor Parameters: The transistor design
 
goals were:
 
1. 	hFE = 20 minimum at Ic = 0.5 to 10 mA. 
2. 	Vceo = 18 volts minimum at Ico = 100 mA. 
3. 	Vbeo = 6 volts minimum at Ibco = 100 mA. 
4. 	Switching and storage times: 10 nanoseconds.
 
c. 	Diffused Resistors: Resistors were designed to
 
dissipate up to a maximum of 10 mW from a nominal
 
sheet resistance of 125 ohms/square. Resistance 
tolerance was set for + 20% and ratio tracking 
at +1%. 
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d. 	 "Stopper' Diode: The base-emitter (p+,n+)
 
stopper diode structure was used for zener
 
diodes and for the comparator-to-flip-flop
 
coupling capacitor. A 6 volt breakdown
 
voltage was the target value for the "stopper"
 
diode.
 
A top view of the various device structures used on the
 
digital and linear chips are shown on Figures 11 and 12.
 
3.4 Digital and Linear Chip Lay-Out
 
The digital chip was laid out on a 55 by 57 mil area.
 
Aluminum conductors 0.5 mil wide were used for low current
 
carrying lines. One mil aluminum conductors were used for
 
high currents and up to 3 mil conductors for ground lines to
 
minimize high voltage transients. Minimum wire bonding pad
 
areas were set at 3 x 4 mils. A micro-photographic view of
 
the 	finished digital chip is shown in Figure 13.
 
The area for the linear chip is approximately 77 x 80
 
mils and includes the timing capacitors. A photograph of the
 
linear chip is illustrated in Figure 14.
 
3.5 	 Integrated Oscillator Interconnect Masks Design
 
The masks for the three osallator chips were desagned
 
to reflect the characteristics of the discrete device bread­
board and the integrated component oscillator test results.
 
A number of interconnect mask options were incorporated in
 
the three chips to allow for adjustments of the final circuit
 
performance. The mask design options were the following:
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{.14. o.....inear Chip 
1. 	Comparator to Flip Flop Coup] ma Capacitor:
 
Provisions were made to use the top or side
 
wall capacitance of the base-emitter stopper
 
diode (CRiO)structure. Each diode component
 
contains approximately 30 pf of capacitance.
 
The 	flip-flop switching speed is related to
 
the 	comparator output voltage amplitude and
 
the 	fall time.
 
2. 	Current Limiting Resistor and Supply
 
Polarity Protection Diode:
 
Mask provisions were made to connect resistor
 
R13 to limit the oscillator current to 17 mA.
 
When Vcc = +13 volts is applied. A mask option
 
was provided for using the oscillator protective
 
diode CR6 for reverse supply voltage connections.
 
The diode is not used in the final circuit due
 
to excessive PNP parasitic leakage currents.
 
The parasitic PN_ transistor current could be
 
minimized by adding a N+ subdiffusmon under
 
the diode.
 
3. 	Thin Film Resistor Chip:
 
The resistor chip has several resistor tap
 
options for obtaining various resistor value
 
combinations. The major resistor tap is used
 
in the current sink temperature coefficient
 
control resistor, R13. Actually, each resistor
 
is made up of several thin film sections that
 
can be used to increase resistor values.
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Because TaN resistors can only be increased
 
in value by the oxidation trimming process,
 
provisions for reducing a resistor can be
 
accomplished by shortinq sections of the
 
resistor. It was determined during the
 
integrated component oscillator evaluatlon
 
test, that an oscillator could have either
 
a positive or negative frequency temperature
 
coefficient. Hence, the current supply Ik
 
includes provisions for controlling positive
 
or negative oscillator frequency changes.
 
4.0 Oscillator Test Results:
 
The first integrated circuit oscillator samples operated
 
at lower frequencies than expected 1.0 KHz and had inadequate
 
temperature stability. The low oscillator frequency and the
 
poor temperature stability were attributed to the low PNP
 
transistor current gains, hFE and Alpha. Processing changes
 
were made to incrase the current gains of the PNP transistors
 
without adversely reducing the NPN transistor current gains.
 
The following compromises in current gains for the PNP and NPN
 
transistors were made, even though the compromised values were
 
below target values.
 
Current Gain PNP NPN 
hFE 10 minimum 100 minimum 
Ic = 100 -/A IC = 100/A 
cC 0.80 0.98 
Ic = 10wA Ic =100qA 
VCEO 20 Volts 20 Volts 
Ico =,/A max Ico =//A max. 
Table 2. Linear IC chip PNP and NPN Transistor 
Current Gain Specifications 
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1 
was also determined that transistor base to emitter
 
voltage Vbe matching and tracking varied approximately 20%
 
across the diffused linear silicon wafer. These variations
 
in current gains on the linear wafers required changes in
 
the thin film resistor chip design in order to individually
 
trim the resistors that controlled oscillator frequency. The
 
major transistor parameter problem on the linear chip was
 
non-linear Vbe tracking over the required operating temperature
 
range. Examples of NPN transistor Vbe tracking are shown in
 
Figure 15. The most critical aspect of Vbe tracking is the
 
non-linear changes in oscillator stability due to the non­
linear Vbe in the transistor is used in the comparator.
 
Integrated Circuit Analysts
 
The effective voltage used in the frequency defining
 
function is determined by: (1) voltage across the timing
 
capacitor (Vt); (2) comparator reference voltage (VR); (3)
 
the differential voltage at the comparator inputs. The effect
 
of change in the effective timing Voltage on frequency is
 
determined from the formula given in equation 6. An example
 
of oscillator frequency changes due to the differential changes
 
in Ve over the operating temperature range, based on values
 
shown on Figure 15, curve 3 illustrates the need for good Vbe
 
differential tracking. Since there are effectively four (4)
 
base-emitters diodes in the comparator input circuit, the
 
Vbe off-set voltage is increased by a factor of 4.
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Applying equation 9A for F,
 
A4F = - k IA4V (t) H 
r2CTVT IL ] Hz 
6F =- 50 x 10 - 6 x 4x 1000 x 10- 6 
- 1 22 x 120 x i0 2 
NF = -227 Hz 
The current supply Ik had a small positive temperature co­
efficient, thus increasing the oscillator frequency deviation. 
The oscillator frequency deviation was improved as shown on 
Figure 16 B by adjusting the current supply Ik for a negative 
temperature coefficient. It can be observed, however, that 
the positive and negative frequency deviations below and 
above +40°C cannot be corrected by the current supply input. 
It can be seen from the analysis given that the ideal diff­
erential Vbe curve shown in Figure 15 is curve 1. It was 
determined that the transistor gain for curve 1 had a hFE of 
160. The frequency deviation resulting from curve 1 of 
Figure 15 would be 
AF= - 50 x 1 x 125 x 6 26 Hz 
[2 x 1.2 x 10-1 x 2 2
 
The 26 Hz could be reduced approximately by one half by adjusting
 
the current supply Ik for a negative temperature coefficient.
 
4.1.1 Common Mode Voltage
 
A second factor that contributes to the oscillator frequency
 
deviation is the positive temperature coefficient associated
 
with the reference zener diode CR4 (See Figure 10.) The
 
voltage across the zener diode increases approximately 1.2 mV/0C.
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Resistor values selected for the current supply bias divider
 
were not optimized to minimize the common mode voltage
 
derived from the reference zener diode.
 
4.2.0 	Oscillator Operation Versus Temoeracure
 
Several oscillators operated at low temperatures (-250 C)
 
but not at +1100 C, while some oscillators operated at +1100 C
 
but not at -250C.
 
4.2.1 Analysis
 
A comparator output slewing rate of 103 volts/g/se is
 
required to trigger the flip flop. The 1.0 mA current supply
 
for the comparator section on the linear chip will provide
 
a 2 volt//-.sec slewing rate if the NPN transistors have a Po
 
of 60. The voltage gain of the two stage amplifier comparator
 
section on the digital chip increases the final slewi-g rate
 
to 103 volts//-sec required to trigger the flip flop. Oscil­
lator failures at high temperatures are due to the leakage
 
current through the level shifting zener diode CR7 and the
 
collector base leakage current Ico from Ql5. The sum of
 
leakage currents from CR7 and Q15 causes a voltage to be
 
developed across resistor R20 sufficiently to partly turn on
 
Q15. If Q15 is partly turned on, the required voltage gain
 
cannot be obtained for the required 103 volt/ /;sec slewing
 
rate necessary to trigger the flip flop. Hence, the oscil­
lator fails to operate. This problem could be corrected by
 
decreasing the value of R20, or by adding a forward con­
ducting diode in series with CR7, or by reducing the voltage
 
across R1S. To add the diode or decrease R20 requires a
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complete change in the digital chip mask sets. A more
 
practical correction is to decrease the 12 volts across
 
RI5 by reducing the input voltage and connecting an
 
external resistor to the 6 volt referznce diode CR4 to
 
supply the required current for the oscillator. However,
 
the oscillator frequency will change for changes in the
 
supply voltage.
 
The decrease in npn current gain in the comparator
 
section of the linear chip caused some oscillator circuits
 
to stop operating at the low temperatures.
 
5.0 PACKAGING
 
The three silicon chips that make up the oscillator
 
were mounted in a 3/8 by 3/8 inch hermetically sealed flat
 
pack. A 3/8 by 1/4 inch flat pack has adequate area for the
 
three oscillator chips but to minimize thermal problems at
 
elevated temperatures a 3/8 by 3/8 inch flat pack was used.
 
A photograph of assembled oscillator before lid attachment
 
is shown on Figure 17.
 
5.1 Assembly
 
An assembly drawing of the three oscillator chips and
 
wire bonding schedule is shown on Figure 18. Gold-silicon
 
preforms were used for die bording. An ultrasonic wire bonder
 
was used to bond the one mil aluminum wires to the three chips
 
and to the package leads.
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5.2 Test
 
A typical assembled oscillator test set-up is shown
 
in Figure 18. A list of package pin connections for oscil­
lator operation is shown on Table 3.
 
PIN NO. SIGNAL
 
1 Output-I
 
2 Output-2
 
3 Ground
 
4 Supply Voltage (Vcc = 10 + 2 volts) 
5 Ground 
6 No Connection Required 
7 Unused 
8 Internal Reference Voltage Vcc = 5.5 4 0.2 volts 
9 No Connection Required 
10-11 Connected Together 
12-13-14 Connected Together 
Table 3. Oscillator Package Pin Connections
 
5.2.1 Oscillator Frequency Range Adjustment
 
The oscillator frequency can be increased or decreased
 
by connecting an external resistor as follows:
 
a. To increase the oscillator frequency connect
 
the external resistor from pins 12.13 and 14
 
which are shorted together, to pin 3. The
 
external resistor should have a minimum value
 
of 10 K ohms and have a temperature stability
 
of 20 ppm.
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b. 	To decrease the oscillaTor frequency, connect
 
ay external resistor from pins 12, 13 and 14
 
which are shorted together, to pin 8. The
 
resistor should have a minimum value of 10K
 
ohms and have a maximum temperature stability
 
of 20 ppm.
 
C. 	The oscillator frequency can be modulated by
 
connecting an external voltage, (0 to + 5 volt)
 
through a 10K ohm resistor. If the external
 
voltage source is not a D.C. voltage, the fre­
quency is limited to 4 Kfiz, for a normal center
 
frequency of 20 KHz.
 
5.2.2 Oscillator FrequencV Stability Adjustment
 
The oscillator frequency sensitivity to changes in
 
temperature can be adjusted by connecting an external
 
resistor as follows:
 
a. 	Positive Temperature Coefficient Correction
 
Oscillators with a positive temperature, (in­
creasing frequency changes for increasing
 
temperature changes) coefficients can be
 
adjusted to minimize frequency changes by
 
connecting an external resistor from pins 9
 
to pirns 10 and 11. The external resistor
 
should have a minimum value of 1.0 K ohm
 
and a temperature stability of 20 ppm.
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b. 	 Negative Temperature Coefficient Correctlon
 
Oscillators with negative temperature coefficients
 
can be adjusted for minimum frequency changes by
 
correcting an external resistor (initial jumper
 
from pins 10 and 11 removed) from pin 10 to 11.
 
The external resistor should have a maximum value
 
of 1.0 K ohm and a temperature stability of 20 ppm.
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Figure 19a. Frequency Adjustment
 
Figure 19b. Negative Temperature
 
Coefficient Adjustment
 
K 	 , 
Figure 19C. Positive Temperature Coefficient Adjustment
 
Figure 19. Oscillator Test Set-up for Frequency, Positive
 
and Negative Temperature Coefficient Adjustments.
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6.0 CONCLUSIONS AND RECOMMENDATIONS
 
The oscillator developed during this program, using the
 
integrated circuit and compatible thin film resistor tech­
niques, etablishes the basic circuitry and integrated circuit
 
guidelines for an oscillator based on the concept of independent
 
generation of oscillator parameters. The oscillator that was
 
developed had a near zero temperature coefficient over a
 
specific (80C)temperature range. For example, on a 20 KHz
 
oscillator, a change of 100 hertz over an 80°C temperature
 
range was typical.
 
6.1 Mathematical Prediction Model
 
The integrated circuit oscillator test results indicates
 
that 10% oscillator performance can be predicted based on
 
individual frequency defining parameters. This approach
 
eliminates many of the "cut-and-try design" techniques due to
 
the inherent temperature coefficients, hard-to-predict para­
sitic capacitance effects, and non-linearities in the comDonent
 
elements.
 
6.2 Non-linear Voltage Parameter:
 
The nonlinearities in the oscillator was due primarily to
 
the effective voltage parameter V(t). Even though the constant
 
current supply Ik and timing capacitor CT maintained a nearly
 
linear timarg voltage (V(C) the voltage comparator introduced
 
a nonlinearity factor due to poor differential tracking
 
(A /Vbel-Vbe2) at its inputs. This problem can be corrected
 
by using either one or a combination of the two approaches
 
listed as follows:
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a. 	Hiqher Gain Transistors: By using transistors in
 
the comparator inputs with hFE of 200 or higher,
 
the comparator input differential off-set voltage
 
(,AVbe) can be held to less than 5/qV/°C. As
 
shown previously, when AVbe is approximately 5,VVoC
 
the matched transistors will track linearly over a
 
1250 C temperature range.
 
b. 	Operate Comparator Over Limited Temperature Ranqe:
 
As shown in Figure 16, the change in slope of AVbe
 
tracking occurs at approximately +30°C. Therefore,
 
if the matched transistors are operated above 400C
 
a 50 percent improvement in AVoe tracking is obtained.
 
The adjustable temperature coefficient of the current
 
supply Ik can be adjusted to optimize the remaining
 
nonlinear effects on oscillator performance. An
 
improvement of better than 50 percent is anticipated
 
in the overall oscillator frequency stability char­
acteristic.
 
Critical areas in the comparator could be held above
 
+400C by using components that are temperature con­
trolled. This approadh would not require heating
 
the three chips that make up the oscillator and save
 
wasted operating power. This is one of the advantages
 
of constructing the oscillator with independent para­
meter controls.
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5.3 Hiqh-Low Temperature Problems:
 
The problems relating to the oscillator failure to
 
operate at the high and low temperatures can be corrected
 
by simply changing component values, and increasing
 
transistor betas in the comparator.
 
a. High Temperature: By reducing the value of 
resistor R20, the leakage currents from diode D7 
and transistor Q15 will insure reliable oscillator 
operation at +110 0 C. A diode can be added in series 
with D7 to provide an additional safety factor for 
excess leakage currents. 
b. Low Temperatures: By increasing the betas of
 
transistors on the comparator the oscillator will
 
operate successfully over the low temperature range.
 
A comparator output voltage slewing rate of 100VII S
 
is required to trigger the flip flop. This requires
 
that transistors in the linear section of the comparator
 
have a minimum Bo of 100 for reliable oscillator opera­
tion at -30 0C.
 
5.4 Oscillator Start-Up
 
An automatic oscillator start-up circuit is shown in
 
Figure 20. This circuit can be added internally or externally.
 
The start-np circuit will require approximately 10 square mils
 
of chip areas and consume approximately 20 mw of power.
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FIGURE 1. CONSTANT CURRENT SOURCE SCHEMATIC
 
A general solution, in closed form, for output current
 
is derived from the following generalizations:
k 

defining Ve I = Vee - (IeI - b 1 (1)
 
lei = Vee - Vei + Ib 2 (2)
R1 
Vc (c e + lb ) R (3)
2 2 1 3 
VC 2 = Ve ! - Vbe 1 (4) 
Ie 2 = Vee - (Ve1 + Vbe 2 )  (5) 
R2 
after some algebra manipulations it is possible to show that,
 
lel = R3 Vee + Ib2 (RIR3 + R Ib R 2R) UR2 
+ I2+ Rhe 1RR 
2 R eRV j R2Vbe 1 + j(6)I2 + 1RI3 - RI 2 RI1 3 
A minimum solution to the inequality is to make 
R3 = K3 R 2 (21) 
where l<K 3 < 2 
It is well to note that Ie I Ie 2 is required for good V-e
 
tracking between Q and Q2' Therefore, from (7) RI,R2 and
 
R 3 are required to be adjusted as the following:
 
Iel = 	 Vee 1 (22) 
R 1 + 2 R2R 

3
 
but Ik = Ie, = 	 2 (23) 
R
 
3
 
and from (2) and (5) it can be shown that
 
R= R I-b2 	 K1 Vbe 2 R2( 4R 1 	 2
R2	 1 - Vbe2 1 
Vee - Vel
 
Test data obtained from the circuit indicates that K 4 will 
vary between the limits, 
1 < K4 < 2 (25) 
The absolute values of resistors R1 , R 2 and R 3 car be reduced,
 
for a given output current Ik, by connecting R 3 to a positive
 
voltage Vbb as shown in Figure 2, Resistor values can be
 
reduced in proportion to the absolute difference voltage as the
 
following :
 
R 
 n 
VEE - VBB
 
If it is desirable that Ik have a negative temperature 
coefficient, then from (16) the relationship between R2 and 
R3 can be redefined as 
1 
R3 > R2 - R3 (19) 
since R 3 R 2 , we get the inversion,
 
R31 -R2 (20)
 
R2 R 3
 
It should be recalled that the relationship K2lb K2 g
 
rise to a positive temperature coefficient also.
 
Thus, 4 must be adjusted accordingly. If we refer to (18),
 
an approximation can be derived for R3
 
since R2 + R3 
R2 + [R 3 
and ( R2 3 > 3 1/2 (21) 
R23 / ( 
2 + 3 2 R1 
but R1 R 2 R3, to insure both transistors operate with
 
approximately the same emitter current. Therefore, the net
 
part of Ib 2 that flows through R3 is at most
 
( Ib 2 - ibl) < 1/2 Ib2 (22) 
It was shown in (20) that a negative temperature coefficient 
would result with respect to the transistor's Vbe's, 
if R3 > R2 > < R3, then a first minimum approximation is, 
(R 3 - > ( R 2 +R 3R2 >R2R2 R3 R-2 ++R R3 
(R3 2 R 2) (R + R3) (R2 + R 3 ) R2R 3 
R 3r 2 R2 
or R3 2 -R > R2R 3 
2 23 
and R3 2 - - R2 1 (23)3 R23 2 
For the K1 , K 2 terms we have, 
2 ~ R 2 % ) 
R+2 + 
R2 
R13 
+ 
RR 3 
R1 
) I (14) 
and for the Gi, G2 terms we have,
 
RIR 2 - H
 
R1 + 1 2 R3k 
15)
2 R 3 R
 
normalizing 62 with respect to RI, we get,
 
R2 
 R 
2 R3 R3 b< 3 (16) 
an ideal solution would be to make,
 
R = 4 R2 (17) 
this will ensure (3 is positive for all values of K. 
For the Ki, K2 terms we have,
 
R 2 + R 3 -R +R3 > 4 _ R31 R (8
R2+ RR2 + R3 )R1 
then for all possible values of RI, R2 and R 3
 ,
 
K2Ib 2 > K1 v Ib 1 
and to a first approximation, Ik will have a positive
 
temperature coefficient, if R3 =4R 2.
 
3 or =Vee Ise + lb R + R R 1 I Ri + 2 R2 2 R2 +R 3 /IbR 2 3 R1R3 + R1 R 2 
+ + Vbe2 
3\ 
Vbe1 1 (7) 
R1 +4R eI+ R 2 R1R 3_ 
R3 
 R2
13 

Ie = + 1< Ib lb + G1 Vbe G (8) 
R1 2 2 2 2 1 
for IeI to be independent of transistor parameters, it is
 
necessary for the dependent terms to vanish and the term
 
le = K (Vee (8) 
1 2ee K3 - Vbe 
defines Ik 1c = e1 (9)I 

for the stability criteria for Ik and transistor dependent
 
terms to vanish will require that,
 
K Ib - K ib I !0 
'112 b2 - 3 hi 1 < 61 (10) 
and G1 SVbe 2 - G2 Vbel & (l) 
Then (1 , and 2 will determine system stability, to the
 
extent that real values for the K's and G's can be realized
 
and for matched transistor parameters,
 
I 1 - ib 2 1 (3 = 0 current (12) 
Vbe 1 - Vbe2J 1 4 = 0 volts (13) 
otherwise the various derived formulae will not be valid. 
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